Is it possible that it would require compiling a program to cortex-m3 architecture, sending it to RP1 and then restarting it?
Statistics: Posted by v1s10n — Wed May 22, 2024 6:39 am